

Figure 1




Figure 2A

275




FIG. 2B

2025 14 26 00

No. 5505  
Engineer's Computation Pad




Figure 3

Figure 4




Figure 5

208210"19768660




Fig. 6

610

**Configuration Table:**

CPU_Clock	12_MHz
32K_Select	Internal
PLL_Mode	Disable
Sleep_Timer	512_Hz
2W1	2MHz/1/4
2W2	2W1/1/1
Analog Power	50 On/Rel Low
Ref Mix	(Vcc2/1)/BandGap
Up_Amp_Bias	(Vcc2/1)/BandGap
A_Buf_Power	(Vcc2/1)/Vcc2/1
SwitchModeP	(2 BandGap)/P216
VddMonRange	(P216)/BandGap
VddMonThresh	80%

**Pin Configuration Table:**

Pin	Function	Mode
P0[0]	High-Z	
P0[1]	High-Z	
P0[2]	High-Z	
P0[3]	High-Z	
P0[4]	High-Z	
P0[5]	High-Z	
P0[6]	Pull Down	
P0[7]	Pull Down	
P1[0]	Strong	
P1[1]	Pull Down	
P1[2]	Pull Down	
P1[3]	Pull Down	
P1[4]	High-Z	
P1[5]	Strong	
P1[6]	High-Z	

7  
His

017